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Abstract Low frequency and low power applications are
required for biomedical devices. Thus, a large capacitance is
needed for integration of low frequency active filters. To
realize a small-size low frequency active filter, impedance
scaling techniques have been proposed. In this paper, a
symmetry-type floating impedance scaling circuit is pro-
posed. The proposed circuit is composed of voltage fol-
lowers and current amplifiers. The characteristics of the
proposed circuit are confirmed by simulation. The proposed
circuit works as a large capacitor which has a capacitance
multiplied 50 times. The proposed circuit is applied to a
fully differential 3rd-order low-pass filter. Simulation results
show validities and availability of the proposed symmetry-
type floating impedance scaling circuit.
Keywords Impedance scaling circuit  Analog filters 
Analog integrated circuits  Common-mode rejection
circuit
1 Introduction
Filters are used to process various signals such as visuals,
audios, and communications. Low frequency filter pro-
cessing biomedical signals [1, 2] from a few Hz to
hundreds Hz requires a large time constant. In order to
implement a large time constant, a large capacitance and a
large resistance are needed. However, large capacitances
and large resistances are impracticable in integrated cir-
cuits, which are required to be low-powered and
downsized.
The large resistance is implemented by a transconductor
of low transconductance [3]. The area occupied by a
transconductor is much smaller than that of a resistor with
the same resistance. In contrast, it is difficult to shrink the
area occupied by large capacitances. As a method to realize
a large capacitance, an impedance scaling circuit has been
proposed [4]. The impedance scaling is a technique to
reduce apparent impedance using current feedback.
Several gm-C filters using impedance scaling circuits
have been proposed [5–7]. In those filters, a grounded
impedance scaling circuit or a pair of the grounded circuits
are employed.
The authors have proposed a floating impedance scaling
circuit [8]. Floating impedance scaling circuits are useful
for not only low-frequency band-pass and high-pass filters
but also fully differential low-pass filters. If the floating
impedance scaling circuit is employed in a fully differential
low-pass filter, the required capacitance is no more than 1/4
comparing with using a pair of grounded capacitances.
However, the circuit in [8] has a problem that the dif-
ferent level between the DC operating points of two ter-
minals prevents realization of fully differential filters. The
problem is due to the asymmetric structure of the current
amplification stage.
In this paper, a design of a symmetry-type floating
impedance scaling circuit and the improvement method of
its operation bandwidth are proposed. The proposed circuit
is applied to a fully differential 3rd-order low-pass filter
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common-mode rejection circuit. The interaction of the
common-mode rejection circuit and the proposed floating
impedance scaling circuit is confirmed by simulation. The
common-mode impedance characteristics of the proposed
impedance scaling circuit are verified by small-signal
analysis. The effectiveness of the application to the LPF of
the proposed circuit is confirmed by simulation.
2 Conventional floating impedance scaling circuit
Figure 1 shows the block diagram of the conventional
floating impedance scaling circuit [8].
This circuit is composed of differential unity gain
amplifier (DUA) and a differential output current amplifier.
The output voltage of the voltage follower is a voltage
difference between v1 and v2, and applied to the impedance
component Z. The output current of the voltage follower is
expressed as
i0 ¼ v1  v2
Z
: ð1Þ
The differential output current amplifier multiplies a signal
current i0 flowing through an impedance Z by N times for
current feedback. The relationships among signal current
i0, i1, and i2 are given by
i1 ¼ i2 ¼ Ni0: ð2Þ
The apparent impedance of the conventional circuit is
expressed as





The impedance is reduced by current feedback. If the
impedance component Z is a capacitor which has capaci-




This means that the circuit performs as floating capacitor
having capacitance NC.
Figure 2 shows the circuit diagram of the conventional
circuit. This circuit has asymmetric structure at the current
amplification stage. The terminal ‘i2/v2’ is set up by adding
M25–M31 to the output circuit for ‘i1/v1’. Even though
cascode stages are introduced, the current amplification
factors of the current mirrors deviate from the ideal one.
Furthermore, the currents flowing M28–M31 are 50 times
as much as the currents of M25–M27. Consequently, the
degrees of the current mismatches at the ‘i1/v1’ and ‘i2/v2’
terminals tend to be much different. This makes the DC
operating points at the terminals different each other. This
problem causes serious trouble in operation of fully dif-
ferential filters, in which a certain node bias voltage is
different from one at the counterpart of the opposite node.
In previous authors’ study, application to fully differ-
ential filters employing the conventional circuit has been
examined. However, the filers never worked because of the
unbalanced DC bias condition. If both terminals are of the
same structure, namely symmetrical topology like an
ordinary differential input/output OTA, DC bias deviation
from the proper operating point can be about the same
level, and the problem can be alleviated.
In the next section, a design of a symmetry-type floating
impedance scaling circuit is proposed.
3 Proposed symmetry-type floating impedance
scaling circuit
Figure 3 shows the block diagram of the proposed sym-
metry-type floating impedance scaling circuit. This circuit
is composed of two voltage followers and two current
amplifiers. The output voltages of the voltage followers are
applied to the impedance element Z. The signal current
flowing through the impedance element is amplified with
the current amplifier for current feedback.
3.1 Basic symmetry-type floating impedance scaling
circuit
The circuit diagram of the symmetry-type floating impe-
dance scaling circuit based on the block diagram of Fig. 3
is shown in Fig. 4. Hereinafter, this circuit is called as
‘‘Proposed 1’’. The transistors M1 and M2 are source fol-
lowers. The input voltage signal is applied to the capacitor
C through the source followers. The current mirrors of M4–
M3 and M5–M6 perform as the current amplifier of N times.
The small signal current flowing through the capacitor is
amplified by the current amplifier. Assuming that the drain
resistance of the bias current sources M9 and M10 are
enough large, the signal current flowing through the
capacitor, i0, is expressed as
Fig. 1 Block diagram of the conventional floating impedance scaling
circuit
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i0 ¼ ðv1  v2ÞsC: ð5Þ
Assuming that the drain resistance of the bias current
sources M8 and M11 are enough large, the small signal
currents i1 and i2 are equal to Ni0, and expressed as
i1 ¼ i2 ¼ Nðv1  v2ÞsC: ð6Þ
The impedance of ‘‘Proposed 1’’ circuit is given by
Zsc ¼ v1  v2




Therefore, the apparent capacitance is increased by
N times.
To confirm the frequency characteristics of ‘‘Proposed
1’’ shown in Fig. 4, the small-signal characteristics are
analyzed. Assuming that the fully differential voltages are





v2 ¼  1
2
vin: ð9Þ
The differential-mode half circuit of ‘‘Proposed 1’’ is shown
in Fig. 5. The resistance rd10 indicates the drain resistance of
the bias current source M10. The resistance Rd indicates the
resistance component observed from terminal v1. The com-
bined resistance Rd is the drain resistances connected in
parallel and expressed as Rd ¼ rd=ð2NÞ. Assuming that







gm2gm6 sþ 12C 1rd þ
gm5
gm6Rd
 h i : ð10Þ

















Fig. 2 Circuit diagram of the
conventional floating
impedance scaling circuit
Fig. 3 Block diagram of the proposed symmetry-type floating
impedance scaling circuit
Fig. 4 Circuit diagram of the symmetry-type floating impedance










Fig. 5 Small signal equivalent circuit of ‘‘Proposed 1’’







where gm5 ¼ gm2 ¼ gm, and gm6 ¼ Ngm. Because of
rd  1=gm, the zero frequency xz is much higher than the
pole frequency xp. The pole xp depends on the resistance
component Rd in the input terminal, and the zero xz
depends on the conductance gm of the input MOS transis-
tors M1 and M2 associated with capacitor employed in
‘‘Proposed 1’’.
3.2 Improved symmetry-type floating impedance
scaling circuit
From the small signal analysis related to the pole and the
zero of ‘‘Proposed 1’’ given by (11) and (12), an
improvement technique of the operation bandwidth is
provided. The higher the resistance Rd at the terminal v1
and v2 are, the lower the pole frequency is, and the higher
the conductance components gm1 and gm2 associated with
the capacitor are, the higher the zero frequency is. The
circuit diagram of the symmetry-type floating impedance
circuit with improved operation bandwidth is shown in
Fig. 6. Hereinafter, this is called as ‘‘Proposed 2’’. In order
to make the resistance component at the terminals v1 and v2
high, the cascode stages configured with the common-gate
M11–M14 are introduced. In order to make the conductance
component gm high, the negative feedback circuits are
composed of M3–M8. The small-signal half circuit are
analyzed to confirm the frequency characteristics of
‘‘Proposed 2’’. The small-signal half circuit of ‘‘Proposed
2’’ is shown in Fig. 7. Because the drain resistances of M4
and M8 are much higher than 1=gm8, they can be ignored.
The drain resistance of M10 is included in Rd. The drain
resistances of M2, M6 and M18 are indicated by rd2, rd6 and
rd18. Assuming that gmxrdy  1 ðx; y : 2; 8; 16Þ, the impe-












  ; ð13Þ
where gm2 ¼ gm4 ¼ gm6 ¼ gm8 ¼ gm and gm10 ¼ Ngm. The
















where rd2 and rd18 are roughly approximated to be equal, and
are rd. Comparing ‘‘Proposed 2’’ with ‘‘Proposed 1’’, Rd
becomes gmrd times with the cascode stages, the pole moves
to lower frequency. Comparing (15) with (12), the zero fre-
quency is multiplied by gmrd=4 times and moves to higher
frequency. The impedance Z1 in the range between the pole
and the zero frequencies, xz  x xp, is given by
Zsc ¼ 2Z1 ’ 2  4
Ng2mrd18
















The ‘‘Proposed 2’’ performs as an N-times capacitance in
wider range than ‘‘Proposed 1’’.
3.3 Simulation results
The validity of the proposed circuits is confirmed using
simulation software LTspice (Linear Technology). The
transistor model used in the simulation is BISIM3 0.18 lm
process model. The supply voltage is 1.8 V. The reference
current I1 is 30 nA. In order to realize the scaled capacitance
of 500 pF, N ¼ 50 and the base capacitance is set to 10 pF.
The tables of transistor size are shown in Tables 1 and 2.
The simulation results of impedance and phase fre-
quency characteristics are shown in Fig. 8. The solid line
Fig. 6 Circuit diagram of the symmetry-type floating impedance
scaling circuit (‘‘Proposed 2’’)
Fig. 7 Small signal equivalent circuit of ‘‘Proposed 2’’
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indicates the proposed circuit of ‘‘Proposed 2’’, the broken
line indicates the proposed circuit of ‘‘Proposed 1’’, the
dash-dotted line indicates the conventional impedance
scaling circuit [8], and the dotted line indicates the ideal
capacitor of 500 pF. From the impedance characteristic of
‘‘Proposed 1’’, it is seen that the pole and the zero fre-
quencies are near each other.
Table 3 shows the comparison of the power consump-
tion, the occupied area, and the frequency range. The
definition of the frequency range is one in which the phase
is between -80 and -90.
The power consumption and area of ‘‘Proposed 2’’ are
reduced by 5.5 and 3.9% compared to ‘‘Conventional’’,
respectively. Although the operation frequency range of the
proposed circuit is narrower than the conventional one, the
proposed circuit has an advantage that the problem of DC
operating points can be improved. In the next section,
application of the proposed circuit to a 3rd-order fully
differential filter is shown. While the conventional circuit
can be applied to a 2nd-order bandpass filter [8], even a
1st-order fully differential filter can not work. This is
because a node bias voltage is different from one at the
counterpart of the opposite node.
The phase characteristic of ‘‘Proposed 1’’ do not reach
-90 in the range of 100–10 kHz, in which the minimum
value of phase is -77.2. The impedance characteristic of
‘‘Proposed 2’’ shows the capacitor characteristics in the
range from 158 Hz to 11.5 kHz. In summary, comparing
‘‘Proposed 2’’ with ‘‘Proposed 1’’, the pole frequency is
lower and the zero frequency is higher.
4 Application to fully differential filter
4.1 Configuration of fully differential LPF
Employing the proposed circuits, a fully differential 3rd-
order butterworth LPF shown in Fig. 9 designed in this
study. The capacitors C1, C2, and CL are implemented
employing the floating impedance scaling circuit. The low-
gm linear OTA [9] shown in Fig. 10 is used as Gm1–Gm7.
Table 4 shows the bias currents in the OTA. All
transconductances of the OTAs are 606.7 nS by simulation.
The fully differential filter requires introducing of a com-
mon-mode rejection (CMR) circuit. The CMR circuit
employed in the LPF is shown in Fig. 11. The reference
current I1 in the CMR circuit is 300 nA. In order to realize
the 3rd-order butterworth LPF of fc = 100Hz, C1 = C2 =
965 pF, and CL = 1.93 nF. By setting N = 50, the capaci-
tances in the floating impedance scaling circuit are C1/50 =
C2/50 = 19.3 pF, and CL/50 = 38.6 pF.
As is mentioned previously, the conventional circuit is
not suitable for fully differential filters. For comparison,
Table 1 Transistor size of proposed circuit (Proposed 1)
Transistors W (lm)/L (lm)
M3, M6, M8, M11 90.0/1.8
The others 1.8/1.8
Table 2 Transistor size of proposed circuit (Proposed 2)
Transistors W (lm)/L (lm)
M9–M14, M16, M19 90.0/1.8
the others 1.8/1.8
Table 3 Power consumption and area
Power (lW) Area (lm2) Range (Hz)
Conventional 6.05 2310 1.86–2.09 k
Proposed 1 5.94 1120 N/A
Proposed 2 5.72 2220 158–11.5 k
Fig. 9 3rd-order LPF employing symmetry-type floating impedance




























Fig. 8 Frequency characteristics
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the conventional floating circuit is used as a grounded
circuit. The terminal ‘i2/v2’ shown in Fig. 2, which is dif-
ficult to be proper operating condition, is grounded. A
scaled capacitance Cx ðx : 1; 2;LÞ realized by the proposed
circuit is replaced with two grounded conventional circuits
with 4 times capacitance as shown in Fig. 12.
4.2 Frequency characteristics
The frequency characteristics of the LPF are shown in
Fig. 13. The solid line indicates the characteristics of the
LPF employing ‘‘Proposed 2’’, the dashed line indicates the
characteristics of the LPF employing ‘‘Proposed 1’’, the
dash-dotted line indicates the characteristics of the LPF
employing the conventional circuit as a grounded circuit,
and the dotted line of ‘‘Ideal’’ indicates the ideal LPF. The
passband gain and the cutoff frequency are listed in
Table 5.
From the simulation results in Fig. 13, the proposed
circuits show the characteristics of floating capacitors in
stop band. The reduction of passband gain from ideal
response are 0.66 dB (Conventional), 5.70 dB (Proposed 1)
and 2.27 dB (Proposed 2). It is seen that the stopband
characteristic of ‘‘Proposed 2’’ is superior to the conven-
tional one and ‘‘Proposed 1’’.
The parasitic resistances of the conventional one,
‘‘Proposed 1’’, ‘‘Proposed 2’’, and CMR are 4.07, 13.1,
908, and 42.6 MX, respectively. Thus, it can be considered
that the passband gain are reduced by the parasitic resis-
tance component of the CMR circuit and the proposed
impedance scaling circuits.
4.3 Common-mode impedance characteristics
The current never flows when the same voltages are
applied to the both terminals of passive elements, and the
impedance is obviously infinite. However, because the
impedance scaling circuit is synthesized with transistors,
the impedance to the same voltage at the both terminals is
finite, practically. Although it may not be correct expres-
sion, such an impedance is called ‘‘common-mode impe-
dance’’ in this paper. Appling the common-mode voltage
vCM to the both terminals of ‘‘Proposed 2’’, the output
voltages of the source followers M1 and M2 are equal,
currents do not flow in the capacitor C associated with the
source followers. Thus, the capacitor C can be considered
as an open element. The common-mode half circuit is
shown in Fig. 14. The resistances rd6, rd18, and Rd indicate
the drain resistances of the transistor M6, the bias current
source M18, and the resistance component at the terminal
Table 4 The bias current source
Current source Current (nA)
I1 ¼ I8 50
I2 ¼ I5 ¼ I7 ¼ I9 100
I3 ¼ I4 68.3
I6 36.6
Fig. 11 Common-mode rejection circuit




Fig. 12 Replacement of capacitance
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v1, respectively. Assuming that gmrd  1, the impedance
ZCM of the half circuit is given by
ZCM ’ Rdrd6gm6
gm6rd6  gm10Rd ð19Þ










where gm6 ¼ gm, gm10 ¼ Ngm. Moreover, we have Rd ¼
ðgmr2dÞ=N and Rd  rd6=N,
ZCM ’  rd6
N
; ð22Þ
For the common-mode signal, the ‘‘Proposed 2’’ symme-
try-type impedance scaling circuit performs as a negative
resistance rd6=N due to positive current feedback.





where gm1 ¼ gm2 ¼ gm3 ¼ gm4 ¼ gm6 ¼ g5m=2 ¼ gm. The





¼ gm  N
rd6
ð24Þ
The reason why I1 in the CMR circuit is set to be 300 nA,
which is 10 times as much as I1 in ‘‘Proposed 2’’, is not
only to obtain high common-mode rejection but also to
hold Y[ 0.
The simulation results of the common-mode impedance
and the phase characteristics are shown in Fig. 15. The
solid line of ‘‘CMR ? ISC’’ indicates the result of the
parallel of the common-mode rejection circuit and ‘‘Pro-
posed 2’’ circuit, the dashed line of ‘‘CMR’’ indicates the
common-mode rejection circuit, the dotted line of ‘‘ISC’’
indicates ‘‘Proposed 2’’ circuit. From the phase character-
istic of ‘‘ISC’’, it is shown that the symmetry-type floating
impedance scaling circuit performs as the negative resis-
tance in lower frequency range. The phase characteristic of
‘‘ISC ? CMR’’ performs as the positive resistance. Con-
sequently, because of the combined impedance of ‘‘CMR’’
and ‘‘ISC’’ is positive from the characteristics of ‘‘CMR ?
ISC’’, the operation of the LPF is stable.
5 Conclusion
In this paper, to implement large capacitance for the
application of the biomedical signal processing such a LPF,
a design of a symmetry-type floating impedance scaling
Fig. 13 Frequency characteristics of LPF
Table 5 Passband gain and cutoff frequency of LPF
Gain (dB) Frequency (Hz)
Ideal 6.02 100
Conventional 6.68 92.0
Proposed 1 11.72 79.4
Proposed 2 8.29 105.0
Fig. 14 Small signal equivalent circuit of the floating type scaling
capacitor circuit for common-mode signal (‘‘Proposed 2’’)
Fig. 15 Common-mode impedance
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circuit and the improvement methods of those operation
bandwidth had been proposed. Floating impedance scaling
circuits are useful for not only low-frequency band-pass
and high-pass filters but also fully differential low-pass
filters. The conventional floating impedance scaling circuit
has a problem that the different level between the DC
operating points of two terminals prevents realization of
fully differential filters.
The proposed circuit is composed of two source fol-
lowers and two current amplifiers. From the small signal
analysis, the improvement methods of the operating
bandwidth are found. In order to lower the pole frequency,
the resistance component in the parts of input terminals has
been increased by introducing the common gate, and to
enhance the zero frequency, the conductance component
associated to the capacitor has been enhanced by negative
feedback. To realize the scaled capacitance of 500 pF, N
and the capacitance are set to 50 and 10 pF, respectively.
The impedance characteristic of the synthesized impedance
scaling circuit had shown the capacitor characteristics in
the range from 158 Hz to 11.5 kHz. The power con-
sumption and area are reduced comparing the conventional
circuit. The fully differential 3rd-order butterworth LPF
with the fc ¼ 100 Hz has been designed employing the
proposed circuit. The appropriate operation of the scaling
capacitor composed of the proposed circuit and the LPF
employing the proposed circuit has been confirmed by the
simulation results. By the small signal analysis, it has been
shown that the improved proposed circuit becomes the
negative conductance when the same voltages are applied
to both terminals. This negative resistance can be ignored
due to the small common-mode resistance of the common-
mode rejection circuit. The future work is the analysis of
the characteristics under PVT variation, the improvement
of the pass band gain of the filter, the application for the
higher-order filters, and the prototype of the proposed
circuit.
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